Information contained on this page is provided by an independent third-party content provider. WorldNow and this Station make no warranties or representations in connection therewith. If you have any questions or comments about this page please contact firstname.lastname@example.org.
SOURCE Cadence Design Systems, Inc.
Ricoh Adopts Cadence Extraction Solution for All Complex Digital and Mixed Signal Designs
SAN JOSE, Calif., July 15, 2014 /PRNewswire/ -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Ricoh Corporation, Ltd. implemented Cadence® Quantus™ QRC Extraction Solution after a rigorous competitive evaluation. By using Cadence's next-generation parasitic extraction solution for all large-scale, complex digital designs and mixed signal power management ICs for their mobile products, Ricoh has cut its design flow parasitic extraction time in half for system-on-chip (SoC) designs.
"As a key contributor in realizing a smart-energy society by providing analog semiconductors led by high value-add power management IC products, the Electronic Devices Division of Ricoh is very keen on improving quality and performance. Through our evaluation, we found the Quantus QRC Extraction Solution delivered tighter accuracy, better capacity handling, performance, and signoff flow turnaround time," said Keiichi Yoshioka, general manager, First Development Department Electronic Devices Division at Ricoh Corporation. "Furthermore, because Quantus QRC Extraction Solution seamlessly integrates with our installed Cadence Encounter® Design Implementation System, we get closer correlation between implementation and signoff, a reduction in unnecessary design cycles and ensured on-time tapeout."
Quantus QRC Extraction Solution is targeted for digital and custom analog flows. The tool features a massively parallel architecture for top performance and scalability across hundreds of CPUs. Its high-accuracy modeling engine has been significantly enhanced to support FinFET designs and uses the same foundry-qualified "qrctechfiles" for digital and transistor extraction. Its incremental extraction functionality reduces design closure time by performing extraction solely on changed nets rather than requiring a re-extraction of the entire design. The solution, employing a robust 3D modeling framework, is fully certified down to 16nm FinFET processes.
For more information on Quantus QRC Extraction Solution, please visit the product landing page at http://www.cadence.com/news/quantusqrc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and Encounter are registered trademarks and Quantus is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact:
©2012 PR Newswire. All Rights Reserved.